hamburger-nav-icon
region-flag-icon
Search by Category
Audio
Cameras
Cases & Bags
Computers & Software
Conferencing
Content Management
Control
Displays
Furniture
Home Technology/Automation
Lighting & Studio
Mounts & Rigging
Networking & Cabling
Power
Presentation
Production
Security & Safety
Signal Management
Search by Category
Flag
EnglishFrenchGermanItalianPortugueseSpanish
 
Request Quote

Ultra Low Power Voice and Audio DSP Subsystem

Model: CS48L11

  • 120-MHz single-core Cirrus Logic 32-bit DSP
  • Advanced Harvard architecture with separate X, Y, and P memory space
  • Fixed-point DSP core can perform 2 multiply-andaccumulate (MAC) operations (32x32) per clock cycle
  • Eight 72-bit accumulators
  • 20K words of 32-bit X-data RAM
Compare
Project List
Product Info
Tech Specs
The CS48L10 ultra low power voice and audio DSP chip has been designed to bring best-in-class audio processing capability to mobile/portable applications, while having minimum impact on overall system power consumption. The CS48L10 provides designers with the opportunity to enhance, improve, and differentiate their products, while simultaneously reducing the audio-processing burden from the main system processor.
  • 120-MHz single-core Cirrus Logic 32-bit DSP
  • Advanced Harvard architecture with separate X, Y, and P memory space
  • Fixed-point DSP core can perform 2 multiply-andaccumulate (MAC) operations (32x32) per clock cycle
  • Eight 72-bit accumulators
  • 20K words of 32-bit X-data RAM
  • 24K words of 32-bit Y-data RAM
  • 20K words of 32-bit P-code RAM
  • 40Kx32 total ROM
  • Ultralow power consumption: 0.1mW/MHz (typical code, core supply only)
  • On-chip 8-channel DMA
  • Configurable serial audio inputs/outputs
  • Master or slave mode for digital audio inputs (DAI) (up to 6-ch I²S or 8-ch TDM)
  • Master or slave mode for digital audio output (DAO) (up to 6-ch I²S or 8-ch TDM)
  • Supports fs sample rates of 8, 12, 16, 24, 32, 44.1, 48, 96, and 192KHz
  • I²C™ or SPI™ serial interface port
  • Master or slave operation
  • Integrated clock manager/PLL
  • Flexibility to operate from internal PLL or external oscillator
  • Internal programmable interrupt controller (PIC)
  • Timers and watchdog
  • Configurable GPIOS
  • 1.0–1.2V for core and memory; 1.8–3.3V for I/O
  • Integrated, high-efficiency power management reduces power consumption
  • X, Y and P memory partitioned into 4K blocks (8K blocks for P ROM)
  • Each memory block has independent power down control
  • DSP core clock scaling and voltage scaling
  • Low power modes for DSP core
 
Request Quote
 

Suggested Products

by Bosch Conferencing and Public Address Systems
by Aurora Multimedia Corp.